## 54/7474 54H/74H74 54\$/74\$74 54LS/74LS74 **DUAL D-TYPE POSITIVE FDGF-**

TRIGGERED FLIP-FI OP

DESCRIPTION — The '74 devices are dual D-type flip-flops with Direct Clear

and Set inputs and complementary (Q,  $\overline{\mathbf{Q}}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related

to the transition time of the positive going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

### @ tn @ tn + 1 D O ā L ı н н Н

TRUTH TABLE

(Each Half)

INPUT

**Plastic** 

DIP (P)

LOW input to Sp sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH H = HIGH Voltage Level L = LOW Voltage Level

tn = Bit time before clock pulse. tn + 1 = Bit time after clock pulse.

Asynchronous Inputs:

**OUTPUTS** 

ORDERING CODE: See Section		
	PIN	COMMERCI
PKGS		Vcc = +5.

Α


## 9

0 V ±5%.

# **AL GRADE**

# **MILITARY GRADE**

### PKG $V_{CC} = +5.0 \text{ V} \pm 10\%$ TYPE



9A

6A

31







LOGIC SYMBOL

CONNECTION DIAGRAMS PINOUT A

CPID

Q1 Q

D<sub>2</sub> CP<sub>2</sub> C<sub>D2</sub>

PINOUT B

CP<sub>1</sub> SD1

D<sub>1</sub> Q

CD1 Q1

CD2 Q2

D2 Q2

CP<sub>2</sub> S<sub>D2</sub>

S<sub>D1</sub>

14 Vcc

13 CD2

12 D2

11 CP2

10 SD2

9 02

8 02

14 S<sub>D1</sub>

13 Q1

12 Q1

11 GND

10 Q2

9 Q2

8 SD2

CD1 1

D1 2

CP<sub>1</sub> 3

SD1 4

Q1 5

Q₁ 6

GND 7

CP1 1


D1 2

CD1 3

Vcc 4 CD2 5

D<sub>2</sub> 6

CP<sub>2</sub> 7



7474PC, 74H74PC 74S74PC, 74LS74PC	
	5474DM, 54H74DM 54S74DM, 54LS74DM

74S74PC, 7 Ceramic 7474DC, 74 Α 74S74DC, 7 Α 74S74FC, 74LS74FC 54S74FM, 54LS74FM

DIP (D) Flatpak (F) 7474FC, 74H74FC R 5474FM, 54H74FM

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ 

Vcc = Pin 14 (4) GND = Pin 7 (11)